The process of image acquisition, conversion of images into different form and transmission of images for various applications the originality of capture images are affected by different noises. The various techniques are proposed for removing noises in digital images. The main problem of these techniques is degrading the image information. Hence, in this paper, an efficient VLSI (Very Large Scale Integrated Circuits) implementation of Trimmed median filter algorithm with T-Model mask technique is used for removal of impulse noise is proposed. The proposed algorithm removes the noise presented in digital images without degrading the image information. The VLSI architecture implemented on FPGA (Field Programmable Gate Array) by pipelining with parallel processing in order to improve the performance of filtering process and reduces the delay. The performance of proposed algorithm is compared with different denoising methods and implemented on FPGA.
Introduction
Digital images are usually transmitted through satellites, wired and wireless networks. An additive noise process may corrupt these digital images in both the acquisition and transmission stages. Image noise is the random variation of brightness or colour information in images produced by the sensor and circuitry of a scanner or digital camera.
Due to the imperfections of image sensors, images are often corrupted by noise. The impulse noise is the most frequently referred type of noise [1] . Two common types of impulse noise are the salt and pepper noise (commonly referred to as intensity spikes or speckle) and the random valued impulse noise. It is very difficult to remove this type of noise using linear filters because they tend to degrade the quality of the resulting images. To avoid the damage on noise-free pixels, an efficient switching strategy has been proposed in the literature [2] [3] . In general the switching median filter consists of two steps: 1) impulse detection and 2) noise filtering. It locates the noisy pixels with an impulse detector, and then filters them rather than the whole pixels of an image to avoid causing damage on noise-free pixels. Decision-Tree-Based-Denoising Method (DTBDM) and its VLSI architecture are employed in which also use the switching strategy to avoid damage on the noise-free pixels [4] . A novel Adaptive Rank Order Filter (AROF) is presented here which provides better filtering properties than it is possible with the median Filters for images corrupted with high noise intensities. This method not only removes the salt and pepper noise but also improves the quality of the image. The improved performance of the AROF is measured by Peak Signal to Noise Ratio (PSNR). The goal is to provide a filter suitable for a high performance real time processing of images corrupted by impulse noise of various intensities [5] .
Decision Tree Based Impulse Detector (DTBID)
The DTBID uses three modules namely Isolation Module, Fringe Module, Similarity Module. By concatenating decisions of these modules build a decision tree [6] . The decision tree is a binary tree and can determine the status of centre pixel of the mask as noisy or noise-free. If the result is positive then the pixel is noisy. Otherwise if the result is negative the pixel is considered to be noise free. Isolation module is used to decide whether the pixel is in smooth region or not. The Fringe module is used to decide whether the pixel is situated at the fringe or not. Finally if both isolation and fringe module fails to detect the noise the similarity module is used to decide the result. The pixel value of noise-free pixel is unaltered [7] . Whereas, the pixel value of noisy pixel is reconstructed using the Edge Preserving Image Filter. It consist of two modules i) minED generator and ii) Average generator. The minimum edge generator generates the edge with minimum value out of eight directions [8] . Then the pixels in minimum value direction are used to reconstruct the value of a noisy pixel. The median value is used for reconstruction of noisy pixel if all other pixels in mask are also noisy.
Proposed Method
In Figure 1 , the proposed scheme overcomes the drawback of DTBDM. This method uses the existing decision tree based method to find the noisy pixel with the proposed T-Model window which reduces the memory requirement as well. The reconstructed image from DTBDM is not satisfactory for higher noise densities. For Fixed window size, there may be some pixels which are not noisy, when the median is noisy. In such cases, if the centre pixel is replaced by some non-median pixel, then the filter becomes a kind of adaptive rank orders. The reconstructed image using this method provides better visual quality than any other method. In this method, the window adapts itself for two cases : i) if all pixels within the current window are noisy, ii)In order to replace the centre pixel with non-median pixel if the median is noisy. In the previous work , each of the architecture was realized by a 2-D 3 3 convolution kernel as shown in Figure 2 (a) [9] .To reduce the complexity of the 3 3 convolution kernel, a cross-model formed is used to replace the 3 3 convolution kernel, as shown in Figure 2 In Figure 3 , DTBDM adopts a 3×3 mask, so three scanning lines are needed. Therefore mask contains 9 pixels. The centre pixel i.e 5 th pixel is processed. It consists of nine registers to store the 3×3 pixel values of the current mask.
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Results and Discussion
The results are verified by simulation results and FPGA implementation. The obtained results are clearly proved that the proposed technique achieved the expected output compare with existing techniques. The performance of all the techniques is compared using performance evaluation metrics such as PSNR (Peak Signal to Noise Ratio) and MSE (Mean Square Error). The above charts shows that proposed method has high PSNR value and low error value. The formula for MSE and PSNR are given by the following equations. 
Simulation Results
To verify the characteristics and the quality of denoised images of various denoising algorithms, a variety of simulations are carried out on the six well-known 512 x 5128-bit gray-scale test images: Lena, Peppers. For a single test image, the corrupted versions of it are generated in Mat lab environment with random-valued impulse noise at various noise densities from5 to 20 percent with increments of 5 percent. Then, we employ different approaches to detect impulse noise and restore the corrupted image. Thus, we can easily compare the restored images with the 
P(m+3,n+1)
Line Buffer source image for various denoising methods. The Results of Different methods in restoring 10 percent corrupted image Lena are given in Figure 4 . The peak signal-to-noise ratio (PSNR) is employed to illustrate the quantitative quality of the reconstructed images for various methods. Since most methods are software implementation and some have complex operations, it is hard to list the detailed operations, such as the numbers of adder, subtraction, multiplication and division. Generally, the cost of VLSI implementation depends mainly on the required memory and computational complexity. The proposed design requires only few computations. Hence, we use line buffer and iteration times to prove that our design requires lower cost. Totally, 5 denoising methods. Median Filter [9] , Adaptive impulse detection using Center Weighted Median (ACWM) [10] , Differential Rank Impulse Detector (DRID) [11] , Decision Tree Based Denoising Method (DTBDM) [12] and proposed method (Trimmed Median filter with T Model mask) are compared in terms of objective testing (quantitative evaluation) and subjective testing (visual quality). Table 1 lists the restoration results in PSNR (dB) of test images corrupted by 10 percent impulses. 
FPGA Implementation
The Simulation result of each module of the Decision Tree Based Impulse Detector is shown in the Figure 5 .To explore the visual quality, we show the reconstructed images of different denoising methods in restoring 10 percent corrupted image in Figure 6 . The reconstructed image of proposed method can preserve more details Clearly, the proposed method produces visually pleasing images. The VLSI architecture of our design was implemented by using Verilog HDL and simulated using Xilinx ISE Simulator. The Simulation result of the whole Decision Module is Shown in Figure 7 in which the reference pixel is identified as noisy or noise free pixel. If the pixel is Identified as noisy then the value is filtered and restored. The Text file of the Denoised image is shown in Figure 8 (a) and the final Denoised image is shown in Figure 8(b) . The RTL View of the Proposed system and the Synthesis Report generated for the Proposed System is shown in the Figure 9 . Fig.9 . RTL of the propose system Implemented in Xilinx ISE
Conclusion
The Simulation results obtained shows that the DTBDM VLSI Implementation requires more area and it is complex too. Thus the VLSI implementation of consumes less area and also the architecture is simple when compared to DTBDM. Also the user defined Threshold values degrade the quality of the image. The filter logic is implemented on a novel reconfigurable device. The architecture provides the capability of implementing the reconfigurable fabric in a pipelined fashion and also includes the Implementation of the pipelined version of the filter for improved speed. The experimental result shows that the proposed method provides better filtering.
